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ABSTRACT 
For the solid-state transformer (SST) application, a three-stage configuration 
consisting of a PWM rectifier based AC/DC stage, a dual active bridge (DAB) 
converter based DC/DC stage and a PWM inverter based DC/AC stage offers 
several advantages. For single-phase SST, the instantaneous input and load power 
seen by the DC/DC stage varies from zero to twice the load average power at 
double the line frequency. Traditionally, with phase-shift control, large DAB DC 
link capacitors are used to handle the instantaneous power variation of the load, 
with the DAB converter processing only the load average power resulting in 
better soft-switching range and consequently high efficiency. However, the large 
electrolytic capacitors required adversely affect the power density and the 
reliability of SST.  
In this thesis, a PWM control is used for the DAB converter in SST, which 
extends the ZVS range of DAB and allows the DAB converter to handle the 
pulsating power while maintaining/improving efficiency. The impact of the output 
capacitance of switches with PWM control is discussed for practical 
implementation. A 40kHz, 500W DAB converter is designed and built, and the 
experimental results proves that the DAB converter with PWM control in SST can 
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achieve comparable efficiency while the DC link capacitors of SST can be 
reduced to a value that electrolytic capacitors are not required.  
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Chapter 1. Introduction 
1.1 Introduction to Solid-state Transformer 
High frequency power electronics converter based solid-state transformer 
(SST) is gaining considerable attention as a key element of emerging smart 
distribution systems with numerous functionalities including reactive power 
control, voltage regulation, power quality and efficient interface for distributed 
generation and storage[1] [2]. By using the high frequency SST, the size and 
weight of distribution transformers can be significantly reduced compared to 
using the traditional bulky and heavy low frequency (60Hz in the US) transformer. 
Besides, the SST can achieve high efficiency that comparable to the old 
line-frequency transformer with state-of-the-art solid state devices, such as new 
generation SiC devices [3]. 
Among the various SST configurations, the three-stage SST consists of 
AC/DC PWM rectifier, DC/DC converter and DC/AC PWM inverter is a good 
choice due to its superior controllability that enable all SST functions, including 
reactive power control, power quality control, storage management, providing 
both high voltage and low voltage DC links and so on [4] [5]. For the DC/DC 
stage of SST, the dual active bridge converter (DAB) is preferred due to its simple 
structure, ZVS feature, and seamless bi-directional power flow capability. One 
 2 
major challenge of DAB converter is to extend ZVS range and reduce transformer 
leakage rms current and consequently achieve high efficiency at light load [6]. 
The structure of a three-stage SST is shown in Fig. 1.1. 
Load
PWM Rectifier Dual Active Bridge (DAB) DC-DC Converter PWM Inverter
HVDC
Link
LVDC
Link
High Frequency
Transformer
Solid State Transformer
7.2kV AC 240/120V AC
 
Fig. 1.1 Three-stage Solid-state Transformer 
1.2 Thesis Objective and Outline 
1.2.1 Thesis Objective 
Due to the low efficiency of DAB converter with traditional phase-shift 
(PSM) control at light load, large DC link capacitors are required in SST handling 
double line frequency instantaneous power variation to make DAB converter 
process constant power and consequently obtain high conversion efficiency. 
However, the large electrolytic capacitors required adversely affect the power 
density and the reliability of the SST. 
The objective of this thesis is to develop a new modulation method or select 
a proposed modulation method of DAB converter suitable for the solid-state 
transformer application so that the DC link capacitors can be reduced to a value  
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that electrolytic capacitors are not required while the efficiency of the converter is 
comparable with traditional phase-shift modulation and large DC link capacitors. 
1.2.2 Outline 
Chapter 2 describes the basic operation principles of DAB with traditional 
phase-shift control and analyzes the design issues of high frequency transformer 
in DAB converter. Lastly, the drawbacks of DAB converter are analyzed which 
indicates that a new modulation method is needed to address these problems.  
Chapter 3 presents a comprehensive analysis of PWM control of DAB, 
including single PWM control of either input or output bridge at one time or 
simultaneous dual PWM control of both bridges. The basic operation principles 
are described. Furthermore, the design of high frequency transformer and the 
effect analysis of switch output capacitance for practical implementation are 
presented.  
Chapter 4 gives an analysis about how extent the DC links capacitors can be 
reduced with PWM control of DAB. Based on available experiment condition, a 
500W rated power DAB converter is designed, including power stage design and 
high frequency transformer and external leakage inductor designs. Then 
simulation and experiment results are shown to verify the objective of this thesis.  
Chapter 5 is the conclusion of this thesis.  
 4 
Chapter 2. Analysis of Dual Active Bridge 
2.1 Introduction of Dual Active Bridge 
For the DC/DC stage of solid-state transformer (SST), the dual active bridge 
(DAB) converter is preferred due to its simple structure, high power density, 
soft-switching feature, the capability of bi-directional power flow and easily 
implemented phase-shift (PSM) control. The circuit of DAB converter, shown in 
Fig. 2.1, consists of two voltage sourced full bridge DC-AC inverters that are 
connected to a high frequency isolation transformer. One huge advantage of DAB 
is that some parasitics in the circuit are used to achieve desirable properties. The 
leakage inductance of the high frequency transformer is used as the main energy 
transfer element and the output capacitance of switching devices is utilized to 
realize soft-switching operation [7] [8]. 
S11
S12
S13
S14
S21
S22
S23
S24High Frequency
Transformer
iV
iC
oV
oC
L
pV sV
phase-shift 
 
Fig. 2.1 Circuit of DAB Converter 
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2.2 Steady State Operation Analysis 
To simplify the analysis, the primary-referred simplified equivalent circuit of 
DAB converter is shown in Fig. 2.2. It is assumed that: 1) all resistance is 
negligible; 2) transformer magnetizing inductance is neglected; 3) transformer 
winding capacitance is neglected. The transformer is replaced by the equivalent 
leakage inductance. The outputs of primary and secondary side full bridge 
DC-AC inverters are square waveforms with a constant duty ratio of 50%, which 
are generated by operating all switches with 50% duty ratio and turning on/off the 
diagonal switches in the same bridge at the same time. The phase-shift between 
primary and secondary bridges is  , as analyzed below, which determines the 
amount of power transferred from leading bridge to lagging bridge. 
Vi
L
S11
S12
S13
S14
S21
S22
S23
S24
Ci Co
Vp
phase-shift
Vo’Vs’
 
Fig. 2.2 Primary-referred Simplified Equivalent Circuit of DAB 
2.2.1 Operation Principles 
Fig. 2.3 shows the operation waveforms of DAB with both buck and boost 
modes for the forward power flow situation. For the transformer leakage 
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inductance current, the first and second half cycle waveforms are symmetric with 
respect to the horizontal axis (x axis). Regarding to the input and output currents, 
the second half cycle waveforms are the same as those of the first half cycle. Only 
first half cycle is therefore analyzed quantitatively hereinafter. From Fig. 2.3, it is 
clear that the leakage inductance current Li  is a function of t  , where   
is the switching angular frequency. Thus, the leakage inductance current 
expressions could be written and can be solved with symmetry condition. 



 2
2
2 t
t
t
'i oV V
'i oV V
1 2 1' 2' 1 2Interval
iV
iV
'oV
'oV
pV
sV
Li
 
Fig. 2.3 Operation Waveforms of DAB with Buck and Boost Mode for Forward 
Power Flow Situation 
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Interval 1 ( 0    ) 
The operation circuits of Interval 1 are shown in Fig. 2.4(a) and (b); the only 
difference of these two Figures is the transformer leakage inductance current 
direction. In the interval 1, the transformer primary voltage ( )p iV V   and 
primary-referred secondary voltage '( ) 's oV V   , where 'oV  is oV n  and n  
is the transformer secondary to primary turns ratio. The current expression of 
interval 1 is therefore written as 
( ) '( ) '
( )= ( 0) (0) (0)
p s i o
L L L
V V V V
i i i
L L
 
  
 
 
    
     
… (2.1) 
Transition from Inverter 1 to Interval 2 
Fig. 2.4(c) and (d) shows the operation circuits of the transition from interval 
1 to interval 2. The start of the transition is the turn-off of switch 23S  and 22S  
while after which the stored inductive energy keeps the leakage inductance 
current flowing. In the transition, the initial voltages (at start point) across the 
output capacitance of 23S  and 22S , s23C  and s22C , are zero due to the previous 
on-state of both 23S  and 22S  (neglecting the voltage drop of the switch during 
on-state). On the contrary, the initial voltages of s21C  and s24C  are 'oV . In the 
transition, the leakage inductance current divides to two equal parts to discharge 
s21C  and s24C  and to charge s23C  and s22C  simultaneously, as shown in Fig. 
2.4(c). Once the charging and discharging process is finished till the voltages of 
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s21C  and s24C  are zero while the voltages of s23C  and s22C  become 'oV , the 
current flows through the diode of 21S  and 24S , 21D  and 24D , as shown in Fig. 
2.4(d). Then the switches 21S  and 24S  are turned on after a suitable dead time 
with zero-voltage switching. The switches’ output capacitance and diode statuses 
are shown in Table 2.1. 
Table 2.1 Transition Time Status (Interval 1 to Interval 2) 
Transition Time 
s21C  ' 0oV   21D  off on  
s22C  0 'oV  22D  off  
s23C  0 'oV  23D  off  
s24C  ' 0oV   24D  off on  
Interval 2 (    ) 
Fig. 2.4(e) shows the operation circuit of interval 2. The transformer primary 
voltage ( )p iV V   and primary-referred secondary voltage '( ) 's oV V  . The 
transformer leakage inductance current expression is written as 
( ) '( ) '
( ) ( ) ( ) ( ) ( )
p s i o
L L L
V V V V
i i i
L L
 
      
 
 
       
   
… (2.2) 
Transition From Interval 2 to Interval 1’ 
The transition circuits from Interval 2 to Interval 1’ are shown in Fig. 2.4(f) 
and (g). Similar as the transition from Interval 1 to Interval 2, the discharging and 
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charging procedure occurs in input bridge instead of output bridge. The status 
changes are summarized in Table 2.2. 
Table 2.2 Transition Time Status (Interval 2 to Interval 1’) 
Transition Time 
s11C  0 'oV  11D  off  
s12C  ' 0oV   12D  off on  
s13C  ' 0oV   13D  off on  
s14C  0 'oV  14D  off  
S11
S12
S13
S14
S21
S22
S23
S24
'oV
iV pV 'sV
Li
Li
Li  
(a) Interval 1 
S11
S12
S13
S14
S21
S22
S23
S24
'oV
Li
'sVpVi
V
Li
Li  
(b) Interval 1 
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S11
S12
S13
S14
S21
S22
iV 'oV
Li
pV 'sV
2Li
2Li
0 'oV
0 'oV' 0oV 
' 0oV 
 
(c) Transition from Interval 1 to Interval 2 
S11
S12
S13
S14
S21
S22
S23
S24
21D
24D
Li
Li
iV 'oVpV 'sV
 
(d) Transition from Interval 1 to Interval 2 
S11
S12
S13
S14
S21
S22
S23
S24
iV 'oV
Li
Li
Li
pV 'sV
 
(e) Interval 2 
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S11
S12
S13
S14
S21
S22
S23
S24
'oViV
Li
2Li
2Li
0 iV
0 iV
0iV 
0iV 
pV 'sV
 
(f) Transition from Interval 2 to Interval 1’ 
S11
S12
S13
S14
S21
S22
S23
S24
13D
12D
iV 'oVpV 'sV
Li
Li
Li  
(g) Transition from Interval 2 to Interval 1’ 
Fig. 2.4 Steps of DAB Converter Operation Procedure 
With symmetry condition ( ) (0)L Li i   , from eqn. (2.1) and eqn. (2.2), the 
transformer leakage inductance current expression at 0   and    can be 
solved as 
(1 )
(0)
2
i
L
V d
i d
L



 
   
               
… (2.3) 
(1 )
( )
2
i
L
V d
i
L

 

 
  
                 
… (2.4) 
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where 
'o
i
V
d
V
 . From Fig. 2.3, the primary-referred average output current is 
,
( (0) ( )) ( ) ( )
( )
( )2 2'
L L L L
i
o avg
i i i i
V
i
L
  
  
  
  
  
   

  
  
… (2.5) 
Thus the output power is derived as below, 
2
, ' ' (1 ) (0 2)
i
o o avg o
V
P i V d
L

  
 
       
      
 … (2.6) 
It is clear that the value of   determines the output power of DAB 
converter, as shown in Fig. 2.5. It should be noted that this power equation is 
derived based on forward power flow situation. Considering the symmetry of the 
circuit, a similar analysis as in Section 2.2.1 for reverse power flow situation 
( 2 0    ) is done which shows that the power equation is 
2
,
-
' ' (1 ) ( 2 0)io o avg o
V
P i V d
L

  
 
        
       
… (2.7) 
In summary, combine eqn. (2.6) and eqn. (2.7), for both forward and reverse 
power flow, the power transferred by DAB converter is 
2
(1 ) ( 2 2)io
V
P d
L

   
 
      
          
… (2.8) 
2.2.2 Soft-switching Constraints 
From the transition analysis above, to realize zero-voltage switching of 
leading bridge (input bridge for forward power flow), at t=0 point, some energy 
stored in the leakage inductance is required, presented as leakage inductance  
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current, to charge and discharge switch output capacitance in leading bridge. 
Therefore, 
(0) 0Li                          … (2.9) 
Combined eqn. (2.9) with eqn. (2.3), 
1
(0 2)
1 2
d  
 
  

             
… (2.10) 
( 1)
(0 )
2
d
d
d



   
               
… (2.11) 
Regarding to the lagging bridge (input bridge for forward power flow), to 
achieve zero-voltage switching operation, the transformer leakage inductance 
current must be positive, 
( ) 0Li                         … (2.12) 
Substituting eqn. (2.12) in eqn. (2.4), 
2
(0 2)d
 
 


  
               
… (2.13) 
(1 )
(0 )
2
d
d



   
               
… (2.14) 
Eqn. (2.11) shows that, when d  is greater than one, there is a requirement 
of minimum   to achieve zero-voltage switching of leading bridge; for d  is 
less than one situation, the leading bridge is always in soft-switching region. Also, 
eqn. (2.14) indicates that there is a requirement of minimum   to realize 
zero-voltage switching of lagging bridge on the condition that d  is less than one; 
When d  is greater than one, the lagging bridge can always achieve 
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soft-switching. It should be noted when d  is equal to one, there is no minimum 
requirement of  . Considering that   is directly related to the power 
transferred in the converter (as shown in eqn. (2.6)), when d  is not equal to one, 
there is a minimum power requirement for soft-switching operation. 
In addition, the similar analysis for reverse power flow situation shows the 
same conclusion as above regarding to the soft-switching region for both leading 
and lagging bridges. The above analysis is summarized in Table 2-3 as below. 
Also, Fig. 2.5 shows the output power versus phase-shift which is a graph type 
presenting eqn. (2.8) and Table 2.3. 
Table 2.3 Soft-switching Constraints 
 
Forward 
Mode 
Reverse 
Mode 
<1d  >1d  =1d  
Leading 
Bridge 
Input 
Bridge 
Output 
Bridge 
always 
( -1)
2
d
d

   always 
Lagging 
Bridge 
Output 
Bridge 
Input 
Bridge 
(1- )
2
d
   always always 
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Fig. 2.5 Output Power versus Phase-shift 
2.3 High Frequency Transformer Design Analysis 
According to the Faraday’s Law, the voltage across the transformer winding 
is 
( ) ( )
( ) c
d t dB t
e t N N A
dt dt

  …                (2.15) 
where N  is the winding turns and cA  is the cross-sectional core area. Thus the 
volt-second applied to the transformer winding is 
max( ) ce t dt N A B                    
… (2.16) 
  
-1.5 -1 -0.5 0 0.5 1 1.5
-2
-1.5
-1
-0.5
0
0.5
1
1.5
2
 (radian)
P
o
 (
p
u
)
 
 
d=2.0
d=1.6
d=1.3
d=1.0
d=0.7
d=0.5
Forward Power Flow
Reverse Power Flow
soft-switching
hard-switching
Leading Bridge ZVS Boundary
Lagging Bridge ZVS Boundary
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Buck Mode 
When buck mode, as shown in Fig. 2.6(a), the maximum positive 
volt-second applied to winding is 
i ivolt-second  (V V ') (V V ')
2 2
o s o sT T
  
 

       
    
… (2.17) 
It gets maximum value when 
max
2

    and thus 
i i i
max
V V ' V V ' V
volt-second   
4 4 2
o o
s s sT T T
 
     
     
… (2.18) 
Boost Mode 
When Boost Mode, as shown in Fig. 2.6(b), the maximum positive 
volt-second is 
i ivolt-second  (V V ') (V ' V )
2 2
o s o sT T
  
 

       
    
… (2.19) 
Substitute max
2

    into eqn. (2.19), 
oi
max
V ' V 'V
volt-second   
2 2 2
o
s s s
d
T T T     
       
… (2.20) 
It should be noted that therefore the possible maximum volt-second for the DAB 
transformer is  i omax V ,V ' 2 sT . 
The apparent power tP  is a key parameter we need to know to design 
transformer due to its relationship with the geometry of the transformer---- pA , if 
pA  design method is used [9] [10]. 
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(a) Buck Mode               (b) Boost Mode 
Fig. 2.6 Voltage and Flux Density Waveforms for Both Buck and Boost Modes 
From eqn. (2.16) and eqn. (2.20), the primary and secondary turns can be 
expressed as: 
 i o
max
max V ,V ' 2
pri
c sw
N
A B f

 
                 
… (2.21) 
 i o
sec
max
max V ,V ' 2
c sw
N n
A B f
 
 
               
… (2.22) 
And assume the primary and secondary windings have equal current density mJ , 
sec
Lrms Lrms
u a pri
m m
I I n
K W N N
J J
    
           
… (2.23) 
where uK  is the utilization factor, aW  is the winding area, LrmsI  is the 
primary-referred transformer leakage inductance rms current, and mJ  is the 
current density. 
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Substitute eqn. (2.21) and eqn. (2.22) into eqn. (2.23), 
     i o i o i o
max max max
max V ,V ' 2 max V ,V ' 2 max V ,V ' LrmsLrms Lrms
u a
c sw m c sw m c sw m
II I n
K W n
A B f J A B f J A B f J

      
      
… (2.24) 
Rearranging shows 
 i o
max
max V ,V ' Lrms
p c a
u sw m
I
A A W
K B f J

  
  
             
… (2.25) 
where pA  is the area product of the transformer. And thus the apparent power 
tP  is 
 i omax V ,V 't LrmsP I                  … (2.26) 
2.4 Drawbacks of DAB with Phase-shift Modulation 
From the analysis in Section 2.2.2, there is a minimum power requirement 
for soft-switching operation when d  is not equal to one. In another word, when 
the transferred power is less than this minimum power requirement, either the 
leading bridge or the lagging bridge would experience hard switching depends on 
d  is greater or less than one. Thus the converter efficiency is reduced at light 
load. Hence clearly DAB with PSM control only has a limited ZVS region for 
both input and output bridges. In addition, the high circulating current at light 
load, as analyzed in reference [11], is also a major problem of DAB that impacts 
the conversion efficiency of DAB converter.   
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2.5 Summary 
In this chapter, the basic analysis of DAB converter is presented. The high 
frequency transformer design issues are presented as well. Based on the analysis, 
some drawbacks of DAB converter are inevitable with traditional PSM control. 
To overcome the limited ZVS range problem, a PWM control of DAB is 
introduced and analyzed in Chapter 3.  
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Chapter 3. Analysis of Dual Active Bridge with PWM Control 
3.1 Introduction 
Although DAB converter with phase-shift control has many advantages, it 
also has two main drawbacks: 1) limited ZVS range at light load; 2) high 
circulating energy/current at light load. And these drawbacks get even worse for 
some applications requiring wide input/output voltage variations or power 
variations; for example, in three-stage SST, the load of DAB is a PWM inverter 
followed by a load with an instantaneous power from zero to twice inverter 
average output power. Thus for these kinds of applications, a new modulation 
method should be applied to DAB converter to overcome above drawbacks. There 
are many published approaches addressing this problem, such as [12], [13] and so 
on. Among them, the PWM control of DAB [14] is selected to be studied and 
eventually applied to the DAB converter in the SST. Unlike traditional PSM 
control that only adjust the phase-shift between input bridge and output bridge of 
DAB to control the power transferred, the PWM control, furthermore, can adjust 
the phase-shift between two legs within either input or output bridge at one time 
or both bridges simultaneously as well. In this Chapter below, a comprehensive 
analysis of PWM control of DAB is presented. 
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3.2 Single PWM Control of DAB 
3.2.1 Buck Mode 
Fig. 3.1 shows the operation (within ZVS range) waveforms of DAB with 
single PWM control for buck mode ( 1d  ), where the output side (secondary side) 
voltage of transformer sV  is still a square wave with a duty cycle of 0.5 as with 
the PSM control while the transformer primary voltage pV  has a duty cycle less 
than 0.5. This is because there is a phase-shift p  between two legs within input 
bridge (leading bridge), which means a freewheeling interval when the 
transformer leakage inductance current goes through the upper or the lower both 
two switches in the input bridge. It is clearly shown in Fig. 3.1 that the second 
half cycle waveform of leakage inductance current is symmetrical with that of the 
first half cycle regarding to the horizontal axis. Only first half cycle is therefore 
analyzed hereinafter. 
3.2.1.1 Operation Principles and Soft-Switching Constraints 
From the method in Section 2.2.1, the expressions of (0)Li , ( )L pi   and 
( )L pi    for buck mode are derived and shown as below, 
1 1
(0) [ ( ) ( )]
2 2
i
L p
V d
i d d
L
  


    
            
… (3.1) 
1
( ) [ ( )]
2 2
pi
L p
V d
i d
L

  


   
               
… (3.2) 
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1
( ) [ ( )]
2 2
pi
p
V d
i
L

   


   
               
… (3.3) 


 2
2
t
t
 2 t
p
iV
- iV
'oV
- 'oV
pV
'sV
Li
 
Fig. 3.1 Operation Waveforms within ZVS Range with Single PWM Control for 
Buck Mode 
Then the output power is derived as 
2 2
1
4
pfi
o f
V
P d
L
 

  
  
     
                 
… (3.4) 
where f  is the phase-shift between the fundamental components of pV  and 
'sV , defined as  
2f p                       … (3.5) 
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The amount of output power is now controlled by f  instead of  . During  
the forward power flow, f  is positive as similar with PSM control in which   
is positive. When reverse power flow f  is negative.  
The constraints to achieve soft-switching for leading and lagging leg of input 
and output bridges can now be specified as 
(0) 0Li                         
… (3.6) 
( ) 0L pi                         
… (3.7) 
( ) 0L pi                        
… (3.8) 
To get the minimum output power within ZVS range, from the observation 
of eqn. (3.4), f  should be minimized and oppositely p  is supposed to be 
maximized. According to eqn. (3.1) and eqn. (3.6), when 0.5 1d  , increase of 
p  will extend the soft-switching range of the leading leg of input bridge while, 
according to eqn. (3.2), this increment will decrease the absolute value of ( )L pi   
until it reaches zero which violates the soft-switching requirement shown in eqn. 
(3.7) and consequently the lagging leg of the input bridge will experience hard 
switching. Thus the maximum/optimal p  is found by setting ( )L pi   equals to 
zero, 
2 (1 )p d d                       
… (3.9) 
Substitute eqn. (3.9) into eqn. (3.5), 
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(1 ) 2 (1 )f d d                    
… (3.10) 
It should be noted that, from eqn. (3.9) and eqn. (3.10), maximizing p  and 
minimizing f  are conflicted because they both positively related to  . 
Through the numerical verification, it is found that the output power depends 
more on f  than on p . Therefore, by setting   equals to zero, the optimal 
p  and corresponding f  values are derived as 
, (1 )p opt d                       
… (3.11) 
,min (1 ) 2f d                     
… (3.12) 
Consequently the output power with soft-switching operation is lowest, 
which means the ZVS range is maximized. Substitute eqn. (3.11) and eqn. (3.12) 
into eqn. (3.4), the minimum output power with soft-switching operation is 
2
2
,min,singlePWM (1 )
2
i
o
V
P d d
L


   
             
… (3.13) 
The minimum power within ZVS range with traditional PSM and with single 
PWM control is plotted in Fig. 3.2 for comparison. It is shown that as d  
decreases, the single PWM control can reduce the minimum power within ZVS 
range by 10% of the rated power at most. During the operation, if p  value is 
fixed as ,p opt  the transferred power operated within ZVS is lowest; for further 
lower power operation (waveforms shown in Fig. 3.3) with single PWM control, 
  needs to be negative which consequently causes hard switching in output  
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bridge (both legs) of DAB. A dual PWM control is, therefore, introduced to 
extend ZVS range down to zero load in Section 3.3. 
 
Fig. 3.2 Minimum Power within ZVS Range with PSM and Single PWM Control 
for Buck Mode 
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Fig. 3.3 Operation Waveforms Out of ZVS Range with Single PWM Control for 
Buck Mode 
0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
P
o
(p
u
)
d
 
 
PSM
PWM
 26 
3.2.2 Boost Mode 
For boost mode operation, opposite as buck mode, transformer primary side 
voltage pV  is a square wave with a duty cycle of 0.5 while in the output bridge a 
phase-shift s  is introduced between two legs. The operation (within ZVS range) 
waveforms are shown in Fig. 3.4  


 2
2
t
t
 2 t
s
pV
'sV
Li
iV
- iV
'oV
- 'oV
 
Fig. 3.4 Operation Waveforms within ZVS Range with Single PWM Control for 
Boost Mode 
Similar as the analysis in Section 3.2.1, the output power for boost mode is 
derived as  
2 2
1
4
fi s
o f
V
P d
L
 

  
  
     
                  
… (3.14) 
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where f , defined as 2s  , is the phase-shift between fundamental 
components of pV  and 'sV . To get the minimum transferred power within ZVS 
range, optimal s  and corresponding ,minf  are found as 
, (1 1 )s opt d   … (3.15) 
,min (1 1 ) 2f d    … (3.16) 
Substitute eqn. (3.15) and eqn. (3.16) into eqn. (3.14), the minimum power within 
ZVS range is 
2
2
,min,singlePWM ( 1)
2
i
o
V
P d d
L


   … (3.17) 
Fig. 3.5 shows the minimum power with soft-switching operation with PSM and 
single PWM controls. It is clearly that for boost mode, the ZVS range of DAB 
with single PWM control is much larger than that of DAB with traditional PSM 
control. It is shown that, when d  is greater than 1.82, the input bridge will 
experience the hard switching for even the rated power. For further lower power 
operation (waveforms shown in Fig. 3.6) with single PWM control,   needs to 
be negative and consequently cause hard switching in input bridge (both legs) of 
DAB converter. 
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Fig. 3.5 Minimum Power within ZVS Range with PSM and Single PWM Control 
for Boost Mode 
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Fig. 3.6 Operation Waveforms Out of ZVS Range with Single PWM Control for 
Boost Mode 
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3.2.3 Transformer Design for DAB with Single PWM 
Buck Mode 
From Fig. 3.1, the volt-second applied to transformer is 
i ivolt-second  (V V ') (V V ')
2 2
p
o s o sT T
  
 
 
       
   
… (3.18) 
Combined with eqn. (3.11), 
i i(1 )V 2 Vvolt-second  
2
s
d d d
T
 

     
 
         
… (3.19) 
The maximum volt-second occurs at  
max max
2 2
p
f
d 
     
                
… (3.20) 
Thus the maximum volt-second is  
i
max
V
volt-second   
2
s
d
T 
                 
… (3.21) 
Boost Mode 
From Fig. 3.4, when boost mode, the volt-second is 
i ivolt-second  (V V ') V
2 2
s
o s sT T

 
      
        
… (3.22) 
when max max
2 2
s
f
d
 
      , with eqn. (3.15), 
i
max
(3 -1)V
volt-second   
4
s
d
T
d
 
             
… (3.23) 
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Using the same method in Section 2.3, the apparent power of the transformer 
for both buck and boost modes could be derived as 
i  V ( <1)t LrmsP d I d                 
… (3.24) 
i(3 -1)V ( 1)
2
t Lrms
d
P I d
d
  
             
… (3.25) 
and it can be proved that the maximum apparent power occurs at maximum d  
situation. As d  changes, when maximum power ( = 2   or = 2f  ), the 
apparent power with PSM and single PWM control is plotted in Fig. 3.7. It is 
shown that, no matter in buck or boost mode, the transformer apparent power with 
single PWM Control is less than the apparent power with PSM control and 
therefore the size/weight of the high frequency transformer is reduced. Also, the 
transformer apparent power with single PWM control is plotted in Fig. 3.8 while 
d  and f  are changing.  
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Fig. 3.7 Transformer Apparent Power When Maximum Output Power with PSM 
and Single PWM Control 
 
Fig. 3.8 Transformer Apparent Power with Single PWM Control 
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3.3 Dual PWM Control of DAB 
As discussed above, the single PWM control of DAB is not able to reduce 
ZVS range down to zero load; thus, a simultaneously dual PWM control is 
introduced by other scholars to achieve zero load with soft-switching. Fig. 3.9 
shows the operation waveforms of DAB with dual PWM control for buck mode. 
In this Chapter, only buck mode is analyzed due to the duality between buck 
mode and boost mode. In dual PWM control, both primary and secondary side 
voltages pV  and sV  have a duty cycle less than 0.5 caused by two 
simultaneously phase-shifts p  and s  between two legs within both bridges.  
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Fig. 3.9 Operation Waveforms of DAB with Dual PWM Control for Buck Mode 
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From the same method in Section 2.2.1, the expressions of (0)Li , 
( )L pi   , ( )sL pi      and ( )L pi   are shown below, 
1 1
(0) ( )
2 2
i
L f p
V d d
i d
L
  

 
     
           
… (3.26) 
1
( ) ( )
2 2 2
pi s
L p
V dd
i
L
 
 


   
              
… (3.27) 
1
( ) ( )
2 2 2
pi s
L p s
V dd
i
L
 
  


    
          
… (3.28) 
1 1
( ) ( )
2 2
i
L p f p
V d d
i d
L
   

 
     
          
… (3.29) 
Then the output power is derived as 
2
1
pi
o f
V
P d
L


 
 
   
                    
… (3.30) 
where f  is the phase-shift between fundamental components of pV  and 'sV , 
defined as  
2 2f s p                        
… (3.31) 
To achieve soft-switching for all switches of DAB, it is implied that 
(0) 0Li                         
… (3.32) 
( ) 0L pi                         
… (3.33) 
( ) 0L p si                        
… (3.34) 
( ) 0L pi                         
… (3.35) 
To find the optimal p  and s  values for soft-switching, the circulating 
energy analysis is necessarily presented below. Fig. 3.10 repeats the operation 
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waveforms to better illustrate circulating energy. In the third plot, the darker 
shaded area shows the circulating energy between input port and transformer 
leakage inductance while the lighter area presents the freewheeling current/energy 
in the primary winding; In the bottom plot, the darker and lighter shaded areas 
indicate the circulating energy between output port and leakage inductance and 
the freewheeling energy in the secondary winding respectively. In both plots, the 
unshaded area shows the energy/power transferred from input to output. It is 
obvious that the output power is only dependent on the absolute value of (0)Li ; 
the rms current is related to ( )L pi   , ( )L p si      and ( )L pi   besides 
(0)Li . Thus ( )L pi   , ( )L p si      and ( )L pi   should be minimized to 
reduce transformer leakage inductance rms current meanwhile satisfying the ZVS 
conditions. Then theoretically p  and s  are found by setting  
( ) ( ) ( ) 0L p L p s L pi i i                     
… (3.36) 
Thus, 
,
2
1
f
p opt
d
d

  
                    
… (3.37) 
,
2
1
f
s opt
d

  
                     
… (3.38) 
From eqn. (3.31), eqn. (3.37) and eqn. (3.38), f  can down to zero with a 
  of  , which is possible for dual PWM control. Then the corresponding 
p   and s   ensure the ZVS range down to zero power. Therefore with  
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dual PWM Control, all 8 devices can achieve soft-switching and the minimum 
power transferred can reduced to zero.  

 2
2
t
t
p
s

( )L pi  
( )sL pi    
 2 t
t 2
pV
'sV
Li
iV
- iV
'oV
- 'oV
 
Fig. 3.10 Operation Waveforms Illustrating Circulating Energy 
3.4 Composite Scheme 
From the analysis of dual PWM control above, as power increases, f  
increases till f  equals to (1 ) 2d  , which causes s  equals to zero and 
p  is decreased to (1 )d  , the optimal p  value for single PWM control. 
Then the modulation transfers from dual PWM control to single PWM control 
seamlessly. With a specified d  equals to 0.5, the value of p  and s  as 
power increases is shown in Fig. 3.11. It has been seen that, with PSM control the 
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converter will experience hard switching at light load while can achieve ZVS 
down to zero load with PWM control. However, Fig. 3.11 also shows that the 
maximum power capability by PWM control is less than the capability obtained 
by traditional PSM control; and this is one major drawback of single PWM 
control. Furthermore, considering the variation of d , Fig, 3.12 is plotted showing 
that as d  is closing to one, the loss of power capability is decreasing. However, 
when d  is smaller, the ZVS range advantage of PWM control is more obvious 
over PSM. 
 
Fig. 3.11 DAB Output Power versus f  with a specified d   
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Fig. 3.12 DAB Output Power versus f  and d  with PSM and PWM Control 
3.5 Effect of Switch Output Capacitance 
From previous analysis, the optimal p  is found by setting ( )L pi   equals 
to zero for single PWM control and the optimal p  and s  for dual PWM 
control are found by setting ( )L pi   , ( )L p si      and ( )L pi   to be zero; 
however for practical converter, at these transition points, the leakage inductance 
current/energy should be large enough to charge and discharge devices’ output 
capacitance and deliver energy to either input or output port. Therefore, there 
should be some modifications of the optimal p  and s  values and minimum 
requirement of   for both single PWM control and dual PWM control. Assume 
that 
min 0                      … (3.39) 
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 ,p p opt p
  
                 
… (3.40) 
,s s opt s                    
… (3.41) 
3.5.1 Analysis for Single PWM Situation 
Fig. 3.13 repeats the operation waveforms of DAB with single PWM control 
for buck mode, in which the minimum current requirements for the turn-on 
transition of the lagging leg of the input bridge and the leading leg of the output 
bridge are shown. The turn-on transition procedure of the lagging leg of the input 
bridge is shown in Fig. 3.14 and the turn-on transition of the leading leg of output 
bridge refers to Fig. 2.4(b)-(e). It is assumed that the output capacitance of all 
eight switches in both input and output bridges is the same, presented by sC . 
min

 2
2
t
t
 2 t
p
pV
'sV
Li
iV
- iV
'oV
- 'oV
minHB2I
minHB1I
 
Fig. 3.13 Operation Waveforms of DAB with Single PWM Control 
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Fig. 3.14 Transition Procedure of Switch 14S  in the Input Bridge  
Before the turn-on transition of switch 14S , as shown in Fig. 3.14(a), the 
upper two switches of the input bridge are freewheeling. The transition starts by 
the turn-off of 13S  and then the leakage inductance current separates to two 
equal parts to discharge 14Cs  through input voltage iV  and charge 13Cs  in a 
resonant manner till the voltage across 14Cs  gets zero while the voltage across 
13Cs  reaches iV . Then if the current is still negative, the body diode of 14S , 14D , 
will turn on clamping the voltage across 14S  to zero (assuming zero on-state 
drop voltage of 14D ) and thus achieve zero-voltage turn-on of switch 14S . 
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Let us assume at 0t=t  transition stars and at mt=t  the transition finishes 
and after the transition, the transformer leakage inductance current Li  just 
reaches zero. Thus at 0t=t , 
minHB1( ) IL L pi i     
s13C
0V   
14Cs i
V V  
and at mt=t , 
( ) 0L L pi i    
13Cs i
V V  
14C
0
s
V   
In the transition, 
s
s
C
C
2
iL
Vi dv
dt dt

 
                 
… (3.42) 
Since 13 14 sC C Cs s  , the energy in c  at 0t=t  is the same as the energy 
in 13Cs  at mt=t . Then consider the energy balance (ignoring the loss in the 
circuit),  
m m
0 0
t t
2
minHB1
t t
1
LI (- ')
2 2
L
o L i
i
V i dt V dt    
         
… (3.43) 
Combined with eqn. (3.41),  
22
s
minHB1
0
2 (1 2 )2C (1 2 )
I
L
ii
V dV d
Z
  
 
        
… (3.44) 
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where 
0
s
L
C
Z  . And thus, 
minHB1
1
( ) [ ( )] I
2 2
pi
L p
V d
i d
L

  


     
        
… (3.45) 
Substitute eqn. (3.39) and eqn. (3.40) into above equation,  
min minHB1( ) I
2
piV d
L



 
               
… (3.46) 
For the output bridge transition, 22S  and 23S  are turned off simultaneously 
and the leakage inductance current separates to two equal parts to discharge 21Cs , 
24Cs  and charge 22Cs , 23Cs  directly (without going through output port). Thus 
there is no energy consumed by the output at this transition. Ignoring circuit loss, 
m
0
t
2
minHB2
t
1
LI 0
2
i LV i dt  
              
… (3.47) 
Eqn. (3.45) could be solved that 
minHB2( ) I 0L L pi i                   
… (3.48) 
Combined with eqn. (3.3), eqn. (3.39) and eqn. (3.40), 
min minHB2( ) ( ) I 0
2
pi
L p
V
i
L
  


    
        
… (3.49) 
Therefore, from eqn. (3.44), eqn. (3.46) and eqn. (3.49), 
min
2(1 2 )
1 r
d
d




 

                 
… (3.50) 
where s1 LCr  . And  
min
2 2(1 2 )
2
1
p
r
d
d




   

             
… (3.51) 
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For boost mode, a similar analysis shows that 
min
2
1 r
d
d



 

                  
… (3.52) 
min2 4
(1 )
s
rd d d
 

   
              
… (3.53) 
3.5.2 Analysis for Dual PWM Situation 
Fig. 3.15 repeats the operation waveforms of DAB with dual PWM control 
for buck mode, in which the minimum current requirements for the turn-on 
transition of the lagging leg of both input and output bridges are shown. Fig. 3.16 
shows the turn-on transition procedure of the lagging leg in the output bridge 
while Fig. 3.17 indicates the turn-on transition of the lagging leg in the input 
bridge. 
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Fig. 3.15 Operation Waveforms of DAB with Dual PWM Control 
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Fig. 3.16 Turn-on Transition Procedure of the Lagging Leg in the Output Bridge 
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Fig. 3.17 Turn-on Transition of the Lagging Leg in the Input Bridge 
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It is shown in Fig. 3.16 that, to achieve the zero-voltage switching of the 
output bridge, the initial leakage inductance current should be large enough to 
match the energy transferred to output port during the transition. Thus, 
m
0
t
2
minHB2
t
1
LI '
2 2
L
o
i
V dt 
              
… (3.54) 
And during the transition, 
s s
'
C C
2
oL
Vi dv
dt dt
 
                
… (3.55) 
From eqn. (3.54) and eqn. (3.55),  
minHB2
2
I i
o
d V
Z


                 
… (3.56) 
where 
s
L
C
oZ  . And thus,  
minHB2
1
( ) ( ) I
2 2 2
pi s
L p s
V dd
i
L
 
  


         … (3.57) 
Substitute eqn. (3.40) and eqn. (3.41) into eqn. (3.57), 
minHB2
1
( ) I
2 2
i
p s
V d
L
    
          
… (3.58) 
For the input bridge to obtain zero-voltage switching as shown in Fig. 3.17, 
the initial energy stored in the leakage inductance plus the energy supplied from 
output port during the transition should match the energy consumed by the input 
port,  
m m
0 0
t t
2
minHB1
t t
1
LI '
2 2
L
L o i
i
i V dt V dt    
         
… (3.59) 
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During the transition,  
s sC C
2
iL
Vi dv
dt dt
 
                
… (3.60) 
Combined with eqn. (3.59) and eqn. (3.60), 
minHB1
2(1 2 )
( 0.5)
I
0 (0.5 1)
i
o
d V
d
Z
d
  

 

         
 … (3.61) 
And therefore, 
minHB1
1 1
( ) ( ) I
2 2
i
L p f p
V d d
i d
L
   

 
       
  
… (3.62) 
Combined with eqn. (3.40) and eqn. (3.41), 
minHB1
1
( ) I
2
i
p
V d
L

   
           
… (3.63) 
Thus from eqn. (3.56), eqn. (3.58), eqn. (3.62) and eqn. (3.63), 
2 2(1 2 )
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1
0 (0.5 1)
p r
d
d
d
d


 
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
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… (3.64) 
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… (3.65) 
3.6 Summary 
In this chapter, the PWM control of DAB converter is analyzed 
comprehensively and compared with the traditional PSM control demonstrating 
that, with PWM control, the ZVS rang of DAB can be extended to zero load and 
the circulating current at light load is minimized. In addition, for the high 
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frequency transformer, the apparent power and consequently the size of the 
transformer are reduced as well. Lastly the effect of the switch output capacitance 
is analyzed for practical implementation of the PWM control.  
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Chapter 4. PWM of DAB in the Solid-state Transformer 
4.1 Introduction 
For the DC/DC stage of SST, the dual active bridge converter (DAB) is 
preferred due to its simple structure, ZVS feature and seamless bi-directional 
power flow capability as mentioned in Chapter 2. However, DAB only has a 
limited ZVS range with traditional phase-shift (PSM) control when the ratio of 
referred output voltage to the input voltage differs from one, which leads to low 
efficiency at light load. In the SST, the load of dual active bridge is a PWM 
inverter that has an instantaneous load power varying from zero to twice the 
inverter rated power at twice the line frequency. In addition, the input of the SST 
is also an instantaneous power varies at the double line frequency, as shown in Fig. 
4.1. One major challenge of DAB in SST is the size of intermediate DC link 
capacitors [15], including both high voltage and low voltage DC link capacitors. 
These large DC link capacitors are required to withstand the twice fundamental 
frequency power variation of the input and load of DAB. Then the DAB converter 
only process constant power, as shown in Fig. 4.2(a), for achieving high 
efficiency operation considering that the efficiency is low at light load with 
traditional PSM control as presented in Chapter 2. However, the large capacitors 
bring many problems, such as lower power density and reliability issues 
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associated with electrolytic capacitors. And even with large capacitors, when the 
average load is light, DAB with traditional PSM control still needs to process a 
low power and consequently operates with hard-switching, which is not desirable.  
 
Fig. 4.1 DAB Converter in the SST 
 
      (a) with PSM Control       (b) with PWM Control 
Fig. 4.2 Waveforms of Load Power, DAB Processing Power and Power Variation 
on DC link Capacitors 
4.2 Converter Design and Capacitor Evaluation 
4.2.1 Converter Design 
Considering the available experiment conditions, a 40kHz, 500W DAB 
converter is designed for simulation and later experiment verification. The input 
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nominal voltage is 60V with a variation of 20% while the output voltage is 60V.  
With design specifications, the turns ratio of high-frequency transformer is 
easily to be chosen as one. The total leakage inductance is, chosen at maximum 
power with an allowable maximum f  of 75
o
, 23.3μH . The design 
specifications are shown in Table 4-1.  
Table 4.1 DAB Converter Specifications 
Rated Power 500W 
Input Voltage 48V-72V 
Output Voltage 60V 
Frequency 40kHz 
Transformer Turns Ratio 1:1 
Leakage Inductance 23.3μH  
4.2.2 Capacitor Evaluation 
In the SST application, the instantaneous load power of DAB is from zero to 
maximum power at the double line frequency. For the specific design in above 
section, the DC link capacitor is supposed to absorb or provide 250W when the 
load instantaneous power is 0W or 500W, as shown in Fig. 4.2(a). To maintain a 
peak-peak voltage ripple within 5V, capacitance is calculated as 
2 250/60 2
C= 2.21mF
2 120 5
pkI
V 
 
 
  
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where 
pkI  is the double-line frequency current ripple (peak current) at maximum 
power.  
Usually the polypropylene film capacitor is preferred in the high power high 
frequency design due to its long lifetime and high performance in that it has very 
low dissipation factor, almost constant with temperature [16]. However, with such 
a large capacitance, film capacitor is really expensive which will increase the cost 
of converter considerably. And even much cheaper aluminum electrolytic 
capacitor with such a large capacitance and high voltage rating is very expensive 
for most designs. More importantly, the use of electrolytic capacitors will impact 
the performance of the converter. While with PWM control, DAB converter is 
theoretically able to handle all the power variation due to the inverter load. Ideally 
DC link capacitor has no need to withstand low frequency power variations, as 
shown in Fig. 4.2(b); the capacitor only needs to handle high frequency power 
ripple and thus can be much smaller, calculated as 
_ 2 12 1 (40000 2)
C= 60μF
2.5
pk sw sw
sw
I T
V
  
 

 
where 
_pk swI  is the switching frequency current ripple at maximum power and 
swV  is high frequency voltage ripple requirement, which is 2.5V in this case. 
However, as the 120Hz low frequency power processed by DAB is not exactly  
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matched with load instantaneous power in practical implementation, there is a low 
frequency voltage ripple at output as well. 
It has been seen that the DC link capacitors are reduced significantly from 
2.21mF  to 60μF , perfectly down to a value where electrolytic capacitors are not 
required. Thus the system performance, reliability and power density are ensured 
by using high performance, long lifetime and smaller film capacitors.  
4.3 Simulation Results 
To verify the effect of PWM control of DAB converter in SST application, a 
simulation model of DAB with 500W rated power is built in PLECS software. 
The load of DAB, a PWM inverter, is simulated by a current source injecting the 
current with a double-line frequency. DAB converter operated with both PSM and 
PWM control is simulated to compare two modulation methods.  
4.3.1 Simulation with PSM Control 
Fig. 4.3(a) shows the transformer leakage inductor current waveforms while 
Fig. 4.3(b) and 4.3(c) show the operation waveforms of DAB with PSM control at 
light load and maximum load respectively. The rms value of leakage inductance 
current is measured as 6.56A.  
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(a) Transformer Leakage Inductance Current under PSM Control 
 
(b) Operation Waveforms of DAB with PSM Control at Light Load 
 
(c) Operation Waveforms of DAB with PSM Control at Heavy Load 
Fig. 4.3 Simulation Results of DAB Converter with PSM Control 
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4.3.2 Simulation with PWM Control 
Fig. 4.4(a) shows the transformer leakage inductor current waveforms while 
Fig. 4.4(b) and 4.4(c) show the operation waveforms of DAB with PWM control 
at light load and maximum load respectively. The measurement shows that 
leakage inductance rms current is 5.95A, which is less than the rms current under 
PSM control. The waveforms of load power, DAB processing power and power 
variation on DC link capacitor are shown in Fig. 4.4(d). It can be seen that, on the 
DC link capacitor, there is only a low frequency power ripple of about 10W 
though some high frequency power ripple is inevitable.  
(A
)
Li
 
(a) Transformer Leakage Inductance Current with PWM Control 
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(b) Operation Waveforms of DAB with PWM Control at Light Load 
 
(c) Operation Waveforms of DAB with PWM Control at Heavy Load 
(W
)
(W
)
(W
)
 
(d) DAB Load Power, Output Power and DC link Capacitor Power 
Fig. 4.4 Simulation Results of DAB with PWM control 
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4.4 Experiment Verification 
A DAB converter prototype with the same specifications as in simulation 
design is built for preliminary verification of the effect of PWM control. 
4.4.1 DAB Converter Power Stage Design 
As shown in Fig. 4.5, the power stage of DAB converter consists of two 
DC-AC H-bridge converters and a high-frequency transformer. One eZdsp
TM
 
F28335 evaluation board based control system is used to sample DAB converter 
input and output voltages, realize controller and provide gate signals for two H 
bridges. 
Single Phase
High Frequency 
Transformer
DC-AC H Bridge DC-AC H BridgeInput Load
eZdsp  F28335 Evaluation BoardTM
Input
Voltage
Output
Voltage
Primary Side
Gate Signals
Secondary Side
Gate Signals
 
Fig. 4.5 DAB Converter Diagram 
Considering the switch rated voltage and current, the Infineon IPP60R280C6 
MOSFET is selected as switches for both input and output bridges. The DC link 
capacitors for both input and output sides are chosen as 60μF , consists of a 
40μF  and a 20μF  EPCOS polypropylene film capacitors. In addition, one 
47nF  high-frequency response ceramic capacitor is added in both input and 
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output DC link capacitors. Fig. 4.6 shows the prototype of DAB converter without 
the connection of transform and inductor. 
 
Fig. 4.6 Prototype of DAB Converter without Transformer and Inductor 
4.4.2 High-frequency Transformer and Inductor Design 
4.4.2.1 Transformer Design 
From the previous analysis in Chapter 2 and Chapter 3, no matter what d  
value is, the volt-second of transformer with traditional PSM control is greater 
than that with PWM control. Considering the prototype converter will also run 
with PSM control for efficiency comparison, the transformer is designed based on  
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the volt-second in PSM control at maximum load, which is 500W from design 
specifications. 
From Section 2.3, the maximum volt-second of the transformer is  
 i o
max
max V ,V '
volt-second
2
sT   
And consequently the transformer apparent power is 
 i o imaxmax V ,V ' V 72V 10.5A 756VAt Lrms LrmsP I I        
where 10.5A  is the leakage inductance rms current at 500W, determined from 
simulation with traditional PSM control. 
Regarding to the transformer core material, soft ferrite is chosen due to its 
high frequency and cost-effective feature. Specifically, Ferroxcube 3C94 MnZn 
type ferrite is selected.  
Regarding the winding material, litz wire is selected due to its high 
performance at high frequency. Based on the operation frequency 40kHz, the size 
of the single strand within litz wire is 36 AWG. Considering the available litz wire 
in the lab, the type with 265 strands of 36 AWG is used and thus from the data 
sheet of this litz wire, the conductor cross section area ( )w BA  is 3.357mm
2
. 
Consequently, the maximum current density is  
2
2
( )
10.5A
3.128A/mm
3.357mm
Lrms
m
w B
I
J
A
    
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Initially assume the maximum operation flux density maxB  is 0.1T, the 
utilization factor uk  is 0.3 and the maximum current density mJ  is 3.128A/mm
2
, 
therefore 
4
2
max
756VA
201400mm
0.3 0.1T 3.128A/mm 40000Hz
t
p
u m sw
P
A
k B J f
  
     
 
Thus Ferroxcube E65/32/27 core is chosen and its geometry parameters are 
shown in Table 4-2. Then the maximum operating flux density is updated as 
max 4 2
756VA
0.094T
0.3 213000mm 3.128A/mm 40000Hz
t
u p m sw
P
B
k A J f
  
     
 
Table 4.2 E65/32/27 Core Geometry Parameters 
E65/32/27 
Symbol Parameter Value 
cA  cross-sectional core area 
2540mm  
aW  window(winding) area 
2394mm  
pA  area product 
4213000mm  
MLT  mean length per turn 150mm  
The number of turns of primary winding is 
imax
2
max
V 2 36V
17.61 18 turns
540mm 0.094T 40000Hz
pri
c sw
N
A B f
   
   
 
and from the 1:1turns ratio, 
18 turnssec priN N   
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Then uk  is verified as 
2
( ) ( )
2
3.357mm (18 18)
0.306 0.3
394mm
w B pri w B sec
u
a
A N A N
k
W
    
     
The measurement of the built transformer, as shown in Fig. 4.7, shows the 
leakage inductance is 9μH . 
4.4.2.2 Inductor Design 
Based on the converter design, the total leakage inductance is supposed to be 
23.3μH . The leakage inductance of transformer is only 9μH  and therefore an 
extra external inductor of 14.3μH  is needed. 
The design of the inductor is still based on the maximum power with 
traditional PSM control. From the simulation, the maximum and rms values of 
leakage inductance current are 13.28A and 10.5A respectively.  
The same litz wire, as used in the transformer, is selected here and therefore 
the current density is the same as that in transformer, 
2
2
( )
10.5A
3.128A/mm
3.357mm
Lrms
m
w B
I
J
A
    
Then assume utilization factor uk  is 0.3, maximum flux density maxB  is 
0.15T, 
4
2
max
9μH 13.28A 10.5A
14364mm
0.3 0.15T 3.128A/mm
Lpk Lrms
p
u m
L I I
A
k B J
   
  
   
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Thus the closest commercial core Ferroxcube E41/17/12 is selected. The 
geometry parameters of E41/17/12 are shown below in Table 4-3. Then the new 
operating maximum flux density is 
max 4 2
9μH 13.28A 10.5A
0.12T
0.3 17900mm 3.128A/mm 40000Hz
Lpk Lrms
u p m
L I I
B
k A J
   
  
    
 
Table 4.3 E41/17/12 Core Geometry Parameters 
E41/17/12 
Symbol Parameter Value 
cA  cross-sectional core area 
2149mm  
aW  window(winding) area 
2120mm  
pA  area product 
417900mm  
MLT  mean length per turn 79.6mm  
Thus the number of turns is 
2
max
9μH 13.28A
= 10.76 11
149mm 0.12T
Lpk
c
L I
N
A B
 
  
 
 
Then the utilization factor is verified as 
2
( )
2
3.357mm 11
0.307 0.3
120mm
w B
u
a
A N
k
W
 
     
The air-gap of the inductor is determined by 
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The built inductor is also shown in Fig. 4.9. The design parameters of the 
transformer and inductor are summarized in Table 4.4. 
 
Fig. 4.7 DAB High Frequency Transformer and External Inductor 
Table 4.4 Design Parameters of Transformer and Inductor 
 Transformer Inductor 
Core Material Ferroxcube 3C94 (Ferrite) 
Core Size E65/32/27 E41/17/12 
Winding Litz Wire (265 strands of AWG 36) 
Number of Turns Npri=Nsec=18 N=11 
Flux Density Bm 0.094T 0.12T 
Current Density Jm 3.128A/mm
2
 
Air Gap lg NA 1.168mm 
  
Inductor 
Transformer 
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4.4.3 Prototype DAB Converter Test Results 
4.4.3.1 Tests Results with DC Load 
Fig. 4.8(a) shows the voltage and leakage inductance current waveforms of 
DAB with PSM control at a power level of 350W while Fig. 4.8(b) shows the 
operation waveforms of DAB at the same power level with PWM control. The 
measured transformer leakage inductance rms currents with PSM and PWM 
controls are 6.366 and 5.655 respectively. For the light load operation, Fig. 4.9(a) 
shows the voltage and leakage inductance current waveforms with PSM control at 
100W and Fig. 4.9(b) shows the waveforms with PWM control at 100W as well. 
The measured transformer leakage inductance rms current reduces from 2.526A 
with PSM control to 2.205A with PWM control. In addition, it is clearly that with 
PSM control the output bridge is experiencing hard-switching due to the negative 
current value in the transition point. 
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(a) PSM Control 
 
(b) PWM Control 
Fig. 4.8 Experiment Results at Heavy Load with PSM and PWM control 
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(a) PSM Control 
 
(b) PWM Control 
Fig. 4.9 Experiment Results at Light Load with PSM and PWM control 
To further compare the rms current and the conversion efficiency, the data of 
more operating points is measured and the efficiency comparison between PSM 
and PWM control is shown in Fig. 4.10. It is obviously that the DAB converter 
efficiency with PWM control is much better than the efficiency with PSM control  
pV
'sV
Li
pV
'sV
Li
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at light load. For the heavy load, the efficiency with PWM control is still higher 
though not significant than that with PSM control. Not very high peak efficiency 
is reasonable in this experiment due to the large conduction losses caused by large 
on-state resistance of the used MOSFET. 
  
Fig. 4.10 Efficiency Comparison with PSM and PWM control 
4.4.3.2 Tests Results with AC Load 
The AC Load is realized by an inverter working in the stand alone mode that 
followed by four 10  power resistors paralleled. The whole system setup is 
shown in Fig. 4.11. Fig. 4.12 shows the transformer leakage inductance current 
and inverter output voltage. The DAB input current is shown in Fig. 4.13. It is 
measured that the input current rms value is 3.59A and, with the input voltage of 
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72V, the input power is calculated as 258.5W. Regarding to the load, the rms 
voltage of the inverter output is 22V. Considering the 2.5  Load, the output 
power is 193.6W. Thus, the efficiency is 
193.6W
= =74.89%
258.5W
o
in
P
P
 
However it should be noted that the load inverter rated power is 4kW  and 
thus the conversion efficiency at light load could be very low. If we assume the 
inverter efficiency is 85% , then the DAB converter efficiency is 88.1%  which 
is comparable with the efficiency of DAB operated at constant power.  
DAB Converter
Inverter
Load
 
Fig. 4.11 Experiment System Setup 
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Fig. 4.12 Inverter Output Voltage and Transformer Leakage Inductance Current 
 
Fig. 4.13 DAB Converter Input Current  
   Inductance Current 
Inverter Output Voltage 
DAB Input Current 
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Chapter 5. Conclusion 
This thesis has presented the basic analysis of DAB converter with 
traditional PSM control and analyzed the PWM control of DAB converter 
comprehensively. With the PWM control, theoretically, the DAB converter can 
extend the ZVS range down to zero load and minimize the rms current of 
transformer leakage inductance at light load; consequently, the conversion 
efficiency, especially at light load, is increased significantly. In addition, the 
apparent power of the transformer is reduced with the PWM control of DAB and 
therefore the size of the transformer is reduced. Furthermore, for the practical 
implementation of PWM control, the effect of the switch output capacitance is 
analyzed.  
Then the PWM control is applied to reduce the DC link capacitors of DAB 
converter in a three-stage SST while achieving high conversion efficiency. The 
effect of using PWM control to the DC link capacitance is investigated. A 40kHz, 
500W DAB converter is designed and then simulated in the PLECS verifying the 
effect of using PWM control of DAB. Finally, a 500W prototype DAB converter, 
including the high frequency transformer and the external leakage inductor, is 
built and the experiment results show that, with the PWM control, the output DC  
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link capacitor of DAB in the SST is reduced to 60μF  while the efficiency is still 
comparable with that of DAB operated at constant rated power.  
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